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Abstract 
High performance enhancement mode semiconducting carbon nanotube field-effect 
transistors (CNTFETs) are obtained by combining ohmic metal-tube contacts, high 
dielectric constant HfO2 films as gate insulators, and electrostatically doped nanotube 
segments as source/drain electrodes.  The combination of these elements affords high ON 
currents, subthreshold swings of ~ 70-80 mV/decade, and allows for low OFF currents 
and suppressed ambipolar conduction. The doped source and drain approach resembles 
that of MOSFETs and can impart excellent OFF states to nanotube FETs under 
aggressive vertical scaling.  This presents an important advantage over devices with 
metal source/drain, or devices commonly referred to as Schottky barrier FETs. 
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In recent years, intensive research on single-walled carbon nanotube (SWNT) 
based field-effect transistors (FETs)1-7  has revealed the excellent properties of these 
novel materials including ballistics transport2 and high chemical stability and robustness.1  
Nevertheless, it remains an open question as to what the ultimate nanotube FETs may be 
in structure and performance, and how to achieve the optimum ON-current and 
conductance, high ON/OFF current ratios, steep switching and highly scaled gate 
dielectrics and channels.  It has been shown recently that with high work function Pd 
contacts, one can obtain zero or slightly negative Schottky barriers (SBs) to the valence 
bands of semiconducting tubes (for diameters d>~2 nm).2  This can improve the ON-
currents and afford low drain bias conductance near 4e2/h.  Steep switching between ON 
and OFF states for nanotube transistors can be achieved by integration of thin high κ gate 
dielectrics, which produces subthreshold swings close to the theoretical limit of S ~ 
(kBT/e)ln(10) = 60 mV at room temperature.1 
Here, we report p-channel nanotube FETs comprised of ohmic Pd-tube contacts 
and high quality thin HfO2 gate insulator films.  The objective is to advance nanotube 
transistors through the integration of optimum contacts and gate dielectrics, a task that 
has not yet been undertaken previously.  The structure of our nanotube FETs is shown in 
Fig. 1b.  Its operation involves bulk switching of the segment of a nanotube underneath 
an Al top-gate/HfO2 gate stack, while outside the top-gate region the two segments of the 
tube are electrostatically ‘doped’ by a back-gate and acting effectively as source and 
drain (S/D) electrodes.  Such nanotube device structure (named ‘DopedSD-FETs’ here) 
has been made previously1,8 mainly for the demonstration of bulk nanotube switching that 
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differs from SB modulation in nanotube FETs with metal as S/D (Fig.1a, denoted as 
MetalSD-FETs).  However, integration of ohmic contacts for ON-state optimization and 
detailed characteristics of the OFF-states of DopedSD-FETs have not been addressed 
previously. 
The fabrication of our DopedSD-FETs was similar to that described in ref. 1, 
involving first the formation of MetalSD-FETs (Fig. 1a) on SiO2 (tox=10nm)/p+ Si 
substrates.  Pd was used in place of Mo to contact nanotubes here.  The Pd MetalSD-
FETs (Si as back-gate) were characterized by electrical transport measurements before 
subjected to atomic layer deposition (ALD) of a ~8 nm thick HfO2 (κ~20) film using an 
alkylamide precursors at 150 ˚C.9   Top-gate electrodes were then patterned to afford 
DopedSD-FETs (Fig. 1b).  Note that in ref. 1, ALD of ZrO2 at 300 ˚C using ZrCl4 as 
precursor was employed for dielectric deposition.  Compared to the ZrCl4/300 ˚C ALD 
approach, the alkylamide/150 ˚C approach is advantageous in two respects.  First, the 
chloride precursor tends to cause irreversible (by e.g., annealing) unintentional p-doping 
of the nanotubes, resulting in depletion mode FETs.  The alkylamide ALD process does 
not cause such doping effect, especially after an annealing step (at 180˚C for 2 h) 
following the deposition.  Second, ALD at 300 ˚C tends to degrade the Pd-SWNT 
contacts and cause a significant increase in contact resistance.  Such degradation is 
avoided by ALD at 150 ˚C. 
The simultaneous integration of high-κ gate dielectrics and high quality Pd-tube 
contacts affords the highest performance DopedSD-FETs thus far (with back-gate set at a 
constant bias of VGS_BACK ~ -2 V).  Fig. 2 shows a representative device (tube diameter d 
~ 2.3±0.2 nm) exhibiting a transconductance gm=dIDS/dVDSVDS ~ 20 µS (corresponding 
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to 5,000 S/m, normalized7 by 2d; ON-current ION_sat ~ 15µA (~3750 µA/µm), and a linear 
ON-conductance of GON ~ 0.1 × 4e2/h. A rough estimation shows that the observed gm 
and ION-sat are higher than the state-of-the-art Si p-MOSFET10 by a factor of ~ 5 at a 
similar gate overdrive, and better than previous DopedSD-FETs (with Mo electrodes)1 by 
a factor of ~3 due to the improved Pd-tube contacts. The subthreshold swing of the 
device is S~80mV/decade.  The minimum current (IMIN) in IDS-VGS is relatively bias 
independent (for VDS=0.1 to 0.3 V) and ION/IMIN > 104.  Beyond the IMIN point, ambipolar 
n-channel conduction is observed for this d~2.3 ± 0.2 nm SWNT device with ION/In-channel 
close to 103. 
We observe comparable p-channel ON-states for our Pd MetalSD-FETs and 
DopedSD-FETs (i.e., same devices before and after ALD and top-gate formation 
respectively) with similar ION~15-20 µA and GON~0.1 × 4e2/h. This suggests that high-κ 
deposition does not cause degradation of the ON-states.1 Since relatively long tubes with 
L ~ 2 µm are used in this work, the channel transmission is Lmfp/(L+Lmfp)~0.1 (non-
ballistic channel) where Lmfp ~ 300 nm is the mean free path for scattering in nanotubes at 
low drain biases.2 We note that in the future, channel length scaling should include both 
the top-gated tube section and the S/D segments to the ballistic regime (L<~10 nm)12 to 
minimize the parasitic resistance.  Novel lithography approaches and self-aligned process 
will be necessary to achieve this goal. 
In the subthreshold region, S ~ 70-80 mV/decade for our DopedSD-FETs and S ~ 
130 mV/decade for our MetalSD-FETs.  The difference appears to be due to the more 
efficient electrostatic gating for the high-κ/top-gate stack.  The top and back gate 
capacitances are Ctop ~ 2.9pF/cm and Cback ~ 0.38pF/cm respectively as extracted by 
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numerically solving13 the two-dimensional Poisson equation for a slice in the direction 
normal to the nanotube.  The top-gate capacitance of Ctop ~ 2.9pF/cm is in fact near the 
quantum capacitance of CQ ~ 4pF/cm for SWNTs.1,3   
It is interesting to compare the minimum currents IMIN and n-channel leakage 
currents for various types of nanotube FET geometries.  First, we note that the back-gated 
MetalSD-FETs (for tubes with d ≥ 2nm, tox~10 nm) exhibit strong ambipolar 
conductance with high n-channel leakage currents even under a low bias of VDS=10 mV 
(Fig. 2a inset).  This differs from our previous MetalSD-FETs with thicker SiO2 (tox=67 
nm) that display negligible n-channel leakage currents.2 The high n-channel currents for 
the tox=10 nm case is due to tunneling currents through the thin SB (since width of SB ~ 
dielectric thickness tox) to the conduction band (CB) of the nanotube.13-17 For thick gate 
oxides, the minimum current is determined by thermal activation over the full bandgap of 
the tube,  
IMIN ∝ exp(-Eg/kBT),   (1)  
which can afford ION/IMIN ~ 106 even for d>3 nm (Eg <0.4 eV) tubes under high VDS.2 
While the ambipolar conduction and minimal leakage current can be suppressed by 
producing highly asymmetric Schottky barrier heights for electrons (SB height ~ Eg) and 
holes (SB height ~ 0) when the gate oxide is thick, Fig. 3a clearly shows that the situation 
is different for thin gate oxide MetalSD-FETs due to high tunneling currents.  With 
aggressively scaled tox and highly transparent SBs, the minimum current is governed by 
electron and hole thermal activation barriers (see Fig. 3b) of =∆=∆ pn (Eg-e|Vds|)/2, 13  
IMIN ∝ exp[-(Eg-e|Vds|)/2kBT)]  (2) 
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For our tox~10 nm MetalSD-FETs (though not yet scaled to tox ~ 2 nm), we indeed 
observe the trend of higher IMIN for higher VDS (Fig.3a).  Note that it has been pointed out 
recently13,15 that as a result of Eq. 2, ultra-scaled MetalSD-FETs will exhibit unacceptable 
OFF state leakage under useful operating voltages (e.g., VDS ~ 0.6 V) even for devices 
with small diameter tubes (d~1 nm, Eg ~ 0.8 eV).  
Our DopedSD-FETs exhibit low IMIN and much suppressed ambipolar conduction 
(relative to the MetalSD-FETs, Fig. 2a inset) for VDS = 0.1-0.3 V (Fig.2a).  No significant 
bias dependence for IMIN is observed, at least for d<~2.3 nm, and high ION / IMIN ~ 105 can 
be readily obtained at VDS = 0.3 V.  These characteristics are drastically improved over 
the MetalSD-FETs owing to the design of using nanotube segments as S/D, as predicted 
theoretically.13 The minimum leakage current is predicted to be determined by a hole 
activation barrier of ~(Ep∆ g – Ed), 
IMIN ∝ exp[-(Eg-Ed)/kBT)]   (3) 
where Ed is the energy spacing from the valance band edge to the Fermi level in the p 
doped S/D segments (Fig 2b).13 In our experiments, Ed is set by back-gate electrostatic 
doping under VGS_BACK ~ -2 V, which corresponds to Ed ~ 0.2 eV (back gate efficiency 
for tox=10 nm SiO2 is ~ 0.1).  Eq. 3 also predicts the insensitivity of IMIN to VDS, as 
observed experimentally.  The fundamental difference for the OFF state characteristics 
between the Metal- and DopedSD-FETs is that the latter employs doped semiconductors 
as S/D, much like a conventional MOSFET.  Since there are no states within the bandgap 
of the S/D electrodes, IMIN will be determined by activation over ~ Eg as opposed to Eg/2 
in the MetalSD-FETs.  The n-channel leakage current in the DopedSD-FETs is due to 
band-to-band tunneling (Fig. 2b, bottom drawing), which is low since high gate-voltages 
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are required to obtain In-channel comparable to ION.  The results here clearly demonstrate 
that DopedSD-FETs are much more vertically scalable than MetalSD-FETs, and can 
afford low OFF state current even for relatively large diameter (~ 2 nm) tubes and high 
biases.  
We have also characterized DopedSD-FETs for SWNTs with diameter ~ 1.5 nm.  
The measured transfer characteristics of a d ~ 1.5 nm (Eg ~ 0.6 eV) DopedSD-FETs is 
shown in Fig. 4. Due to the presence of small but finite SBs at the Pd-tube contacts for d< 
2 nm tubes2 and thus higher parasitic resistance, relatively low GON ~ 0.02 × 4e2/h is 
measured for this device.  Nevertheless, the device exhibits S ~ 80 mV/decade, as a result 
of near MOSFET operation (instead of SB modulation).  We observe high ION/IOFF ~ 105 
and no ambipolar conduction, suggesting excellent OFF states for DopedSD-FETs with 
small diameter nanotubes (but at the expense of lower ON-states). 
In summary, enhancement mode nanotube FETs with high quality contacts, high-
κ dielectric HfO2 films and electrostatically induced nanotube source/drain regions are 
demonstrated.  Future tasks will include chemical doping of the nanotube S/D segments 
to replace back-gate electrostatic doping.  Contacts with nearly zero-SBs to small 
diameter SWNTs should be developed to optimize ION/IOFF during vertically scaling.  
Strategies for channel length scaling for DopedSD-FETs should also be devised. 
This work was supported by the MARCO MSD Focus Center, DARPA 
Moletronics, NSF Network for Computational Nanotechnology and a SRC Peter 
Verhofstadt Graduate Fellowship (A. J.).  
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Figure Captions: 
 
Figure 1. a) Schematic device drawings for a nanotube FET with metal as S/D 
(MetalSD-FETs, thickness of SiO2 = 10 nm).  b) A nanotube FET with back-gate 
electrostatically doped nanotube segments as S/D (DopedSD-FET).  The thickness of the 
top Al gate is ~ 20 nm.  c) Scanning electron microscopy (SEM) image of a device 
depicted in b).  For all of our devices here, the total tube length between metal electrodes 
was ~ 2 µm, the top-gated section length was ~ 0.5 µm.  Misalignment caused differences 
in the lengths of the S/D tube segments. 
 
Figure 2. Electrical properties of a DopedSD-FET (tube diameter ~ 2.3 nm).  a) Transfer 
characteristics at different VDS (dashed curve VDS=–0.1V; dotted: VDS=-0.2 V; solid 
VDS=–0.3V).  Inset: the same tube versus back-gate under VDS=10 mV in MetalSD-FET 
geometry prior to high-κ deposition.  b) Band diagrams corresponding to ION (top), IMIN 
(center) and In-channel (bottom) regions in (a).  The shaded region corresponds to the top-
gated nanotube section.  c) Output characteristics of the top-gated device in a).  
 
Figure 3. a) IDS-VGS curves for a MetalSD-FETs (d~2.3 nm, back-gated, SiO2 thickness 
10 nm) under various VDS (solid line VDS=0.3 V; dotted: 0.2 V; Dashed: 0.1V).  b) Band 
diagrams for the device under gate biases corresponding to the n-channel (top diagram) 
and minimal (bottom diagram) leakage currents respectively.   
 
Figure 4.  Transfer characteristic of a DopedSD-FET with a d~1.5 nm SWNT.  
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